Search-Guided Reasoning Trace Curation for Verilog Generation
The loop: A search framework explores intermediate hardware design plans to curate reasoning traces. These traces are then used as supervised fine-tuning data to improve the Verilog generation model that performs the search.
A verifier-guided framework uses Monte Carlo Tree Search to curate structured reasoning traces for fine-tuning Verilog generation models.







